Project

General

Profile

WiFi Hardware Interface on Module

The MitySOM-335x TiWi-BLE module uses MMC1 as the communication interface between the AM335x processor and the WiFi radio of the LSR TiWi-BLE module.

Bluetooth Hardware Interface

The Bluetooth radio is connected through a UART1 (TX/RX/CTS/RTS) interface on the MitySOM-335x to the AM335x CPU. Also required is a single enable GPIO for the Bluetooth radio.

AM335x Ball TiWi-BLE Function
V9 MMC1_CMD_MUX0
U9 MMC1_CLK_MUX0
U10 MMC1_DAT0_MUX0
T10 MMC1_DAT1_MUX0
T11 MMC1_DAT2_MUX0
U12 MMC1_DAT3_MUX0
R12 WL Enable - GPIO1_13
T12 WL_IRQ - GPIO1_12

Included below is the specific entry in the arch/arm/mach-omap2/board-mityarm335x.c file.

  • MMC1_CMD_MUX0
    {"gpmc_csn2.mmc1_cmd",   AM33XX_PIN_INPUT_PULLUP},
    
  • MMC1_CLK_MUX0
    {"gpmc_csn1.mmc1_clk",   AM33XX_PIN_INPUT_PULLUP},
    
  • MMC1_DAT0_MUX0
    {"gpmc_ad8.mmc1_dat0", AM33XX_PIN_INPUT_PULLUP},
    
  • MMC1_DAT1_MUX0
    {"gpmc_ad9.mmc1_dat1", AM33XX_PIN_INPUT_PULLUP},
    
  • MMC1_DAT2_MUX0
    {"gpmc_ad10.mmc1_dat2", AM33XX_PIN_INPUT_PULLUP},
    
  • MMC1_DAT3_MUX0
    {"gpmc_ad11.mmc1_dat3", AM33XX_PIN_INPUT_PULLUP},
    
  • WL Enable - GPIO1_13
    {"gpmc_ad13.gpio1_13", AM33XX_PULL_ENBL | AM33XX_PIN_OUTPUT},/*WL EN*/
    
  • WL_IRQ - GPIO1_12
    {"gpmc_ad12.gpio1_12", AM33XX_PIN_INPUT_PULLUP},/*IRQ*/
    

Go to top
Add picture from clipboard (Maximum size: 1 GB)