Project

General

Profile

Design examples

Added by Rich Bagdazian over 10 years ago

Are there any tutorials on implementing custom logic on the Cyclone V FPGA
and then joining it with one of the interface standards so that it can be used
in QSYS to integrate the new design to work in conjunction with the HPS system?

Also how to organize the directory structure to best add additional logic to
the basic design supplied with the dev kit.

Thanks!
RIch


Replies (3)

RE: Design examples - Added by Rich Bagdazian over 10 years ago

Ok, I was able to build a system with a new component that I created in QSYS
and added some custom VHDL logic to for testing purposes. So I think I'm
over the hurdle.

RE: Design examples - Added by Bob Duke over 10 years ago

I'm glad you're over the hurdle, Rich. We don't have a formal tutorial yet, other than the sample project included with the virtual machine image.

This sample FPGA project (and associated directory structure) is located here:
~/projects/mityarm-5csx-dev-board/hw/fpga/mityarm_5csx_dev_board

Then, once that image is loaded, you can use the software here to read the System ID register:
~/projects/readsysid

-Bob

RE: Design examples - Added by Rich Bagdazian over 10 years ago

Right. After a little digging I figured out that QSYS does the heavy lifting of
configuring the protocol glue logic to implement their various standard interfaces
like avalon and then creates a top level hdl file with the appropriate signals defined
to use as the starting point for the custom design. Once that is done it is pretty easy
to integrate the new component into the system.

    (1-3/3)
    Go to top
    Add picture from clipboard (Maximum size: 1 GB)