|
1
|
Built_from_SD_card_direct_download, https://support.criticallink.com/redmine/projects/mityarm-5cs/wiki, 5CSX-H6-42A 5CSX-H6-42A SD Card
|
|
2
|
|
|
3
|
lsblk output:
|
|
4
|
|
|
5
|
sdc 8:32 1 28.9G 0 disk
|
|
6
|
├─sdc1 8:33 1 256M 0 part <---------- I cannot access this area to write the .rbf (if that's what I have to do)
|
|
7
|
├─sdc2 8:34 1 1M 0 part
|
|
8
|
└─sdc3 8:35 1 762M 0 part /media/john/rootfs
|
|
9
|
|
|
10
|
Boot output:
|
|
11
|
|
|
12
|
U-Boot SPL 2023.07-rc6-ge64596af4c-dirty (Aug 05 2024 - 17:12:19 +0000)
|
|
13
|
DDRCAL: Scrubbing ECC RAM (1024 MiB).
|
|
14
|
DDRCAL: SDRAM-ECC initialized success with 612 ms
|
|
15
|
MPU 800000 kHz
|
|
16
|
DDR 400000 kHz
|
|
17
|
EOSC1 25000 kHz
|
|
18
|
EOSC2 25000 kHz
|
|
19
|
F2S_SDR_REF 0 kHz
|
|
20
|
F2S_PER_REF 0 kHz
|
|
21
|
MMC 50000 kHz
|
|
22
|
QSPI 400000 kHz
|
|
23
|
UART 100000 kHz
|
|
24
|
SPI 200000 kHz
|
|
25
|
Trying to boot from MMC1
|
|
26
|
|
|
27
|
|
|
28
|
U-Boot 2023.07-rc6-ge64596af4c-dirty (Aug 05 2024 - 17:12:19 +0000) Critical Link MitySOM-5CSx
|
|
29
|
|
|
30
|
CPU: Altera SoCFPGA Platform
|
|
31
|
FPGA: Altera Cyclone V, SE/A6 or SX/C6 or ST/D6, version 0x0
|
|
32
|
BOOT: SD/MMC Internal Transceiver (3.0V)
|
|
33
|
DRAM: 1 GiB
|
|
34
|
Core: 35 devices, 19 uclasses, devicetree: separate
|
|
35
|
MMC: dwmmc0@ff704000: 0
|
|
36
|
Loading Environment from MMC... OK
|
|
37
|
In: serial
|
|
38
|
Out: serial
|
|
39
|
Err: serial
|
|
40
|
Model: MitySOM-5CSX-H6-42A Altera SOCFPGA Cyclone V
|
|
41
|
BOARD: Critical Link MitySOM-5CSx Module
|
|
42
|
Net: eth0: ethernet@ff702000
|
|
43
|
gpio: pin 0 (gpio 0) value is 1
|
|
44
|
Hit any key to stop autoboot: 0
|
|
45
|
5399528 bytes read in 270 ms (19.1 MiB/s)
|
|
46
|
23316 bytes read in 4 ms (5.6 MiB/s)
|
|
47
|
Failed to load '/dev_5cs.rbf' <---------------- This is not on the image.
|
|
48
|
Command 'load' failed: Error -6
|
|
49
|
Kernel image @ 0x100000 [ 0x000000 - 0x5263e8 ]
|
|
50
|
## Flattened Device Tree blob at 00000100
|
|
51
|
Booting using the fdt blob at 0x000100
|
|
52
|
Working FDT set to 100
|
|
53
|
Loading Device Tree to 3af3b000, end 3af43b13 ... OK
|
|
54
|
Working FDT set to 3af3b000
|
|
55
|
|
|
56
|
Starting kernel ...
|
|
57
|
|
|
58
|
Deasserting all peripheral resets
|
|
59
|
|
|
60
|
|
|
61
|
|
|
62
|
|
|
63
|
|
|
64
|
|
|
65
|
|
|
66
|
|
|
67
|
|
