Project

General

Profile

Information out of date

Added by Ed Henderson about 4 years ago

A lot of this information is quite out of date... I'm really shooting in the dark wondering if I can get this to work.

My goal is to:
- build some custom FPGA code, using a combination of Verilog/VHDL and OpenCL
- Integrate this into the platform
- add required software code for it
- build an application that will run on the VDK

Some parts of this seem poorly documented, and I'm having a difficult time working out how to set them up. In particular the build toolchain for targeting the VDK.

Perhaps I'm missing something? Or, perhaps my answers are not found on this site, but the Altium/Intel site instead? A few pointers would be greatly appreciated.


Go to top
Add picture from clipboard (Maximum size: 1 GB)