Activity
From 02/06/2014 to 03/07/2014
03/05/2014
- 05:24 PM Software Development: RE: Reading memory into a file
- Hi Jack,
It may take us some time to get to the bottom of this. We'll post in this thread as soon as we have addi... - 12:51 PM Software Development: RE: Reading memory into a file
- Any update on this??
03/03/2014
- 05:59 PM Software Development: RE: Reading memory into a file
- Hi Greg,
I have no problem with the software wihtout first sending the command to enable the SDRAM. The data that ... - 05:56 PM Software Development: RE: Reading memory into a file
- Hi Jack,
Do you run into any problems if you use your software without first sending the command to enable the SD... - 03:45 PM Software Development: RE: Reading memory into a file
- Hi,
I managed to read memory into a file but we got another problem.
We are following your example - write to h...
02/27/2014
- 02:40 PM Software Development: RE: Reading memory into a file
- Jack,
We don't have any general examples to provide.
If you're trying to share data over FTP or ssh in a human... - Hi,
Do you have any examples on reading memory in software?
We need to grab the data we have in memory into a f...
02/22/2014
- 07:48 AM Software Development: RE: Yocto Plug-In Python.exe Error
- Can you post a capture of your complete shell interaction?
02/20/2014
- 02:39 PM FPGA Development: RE: HPS Memory Controller
- Nope, if you connect it to the HPS to FPGA bridge you can treat it more like a register that the code on the HPS read...
- 01:10 PM FPGA Development: RE: HPS Memory Controller
- Hi Dan,
Don't you mean connect it to the FPGA to HPS AXI bridge?
Our input data is processed in the FPGA.
Th... - 01:03 PM FPGA Development: RE: HPS Memory Controller
- At that rate it might be simpler to create a FIFO in the FPGA and connect it to the light weight HPS to FPGA bridge. ...
02/19/2014
- 05:33 PM FPGA Development: RE: HPS Memory Controller
- Also, I'm trying to by pass the SGDMA dispatcher and use the write master directly.
Jack - 05:32 PM FPGA Development: RE: HPS Memory Controller
- Hi Dan,
Our data is coming in at about 40 MHz,
Jack - 04:57 PM FPGA Development: RE: HPS Memory Controller
- Hi Jack,
Looking in the SGDMA dispatcher core user guide, it appears that if you use the extended descriptors you ... - 04:33 PM FPGA Development: RE: HPS Memory Controller
- Hi Dan,
Regarding the SGDMA Write Master Core. I looked through the document for this core and it doesn't give any... - 03:40 PM FPGA Development: RE: HPS Memory Controller
- Jack,
We do not currently have an example that uses a non-packetized Avalon stream. There should be an option in t... - 03:22 PM FPGA Development: RE: HPS Memory Controller
- Hi,
Do you have any write to HPS memory examples where I can send data into the memory in a continuous stream rath...
02/13/2014
- 03:02 PM FPGA Development: RE: Signal Tap & JTAG FPGA Programming
- Glad to hear you got it working.
Dan - 03:01 PM FPGA Development: RE: Signal Tap & JTAG FPGA Programming
- Hi Dan,
Yes it works with the rbf file and it works when I program it in Linux. No problems there.
I managed to... - 01:58 PM FPGA Development: RE: Signal Tap & JTAG FPGA Programming
- Hi Jack,
I've just created a wiki page for the steps that it takes to program the FPGA using the USB-Blaster, woul... - Hi,
I'm raised the issue before regarding programming the FPGA with JTAG.
I have tried programming via JTAG, th...
02/07/2014
- I am running into the current error while running bitbake:
jliriano@ArmDev:~/yocto/build$ bitbake u-boot
ERROR: ...
Also available in: Atom
Go to top