General

Profile

Gregory Gluszek

  • Login: ggluszek
  • Organization: Critical Link LLC
  • Registered on: 11/16/2010
  • Last connection: 04/22/2024

Issues

open closed Total
Assigned issues 0 0 0
Reported issues 0 0 0

Projects

Project Roles Registered on
Mity CPU Platforms Developer 12/03/2010
Industrial I/O Board Developer 03/15/2011
Analog Expansion Board Developer 10/30/2012
MityDSP (TI TMS320C6xxx Based Products) Developer 12/03/2010
MityDSP-PRO Development Kit Developer 02/21/2013
MityDSP-L138 (ARM9 Based Platforms) Developer 12/03/2010
MitySOM-335x (ARM Cortex-A8 Based Products) Developer 10/26/2011
AM335X Development Kit Developer 02/28/2012
MitySOM-335x Maker Transition Kit Developer 12/15/2016
MitySOM-5CSX Altera Cyclone V Developer 06/07/2013
MitySOM-5CSX Baseboard Developer 06/07/2013
MitySOM-5CSX Embedded Vision Developer's Kit for Basler dart BCON Developer 07/25/2017
MitySOM-A10S Altera Arria 10 Developer 05/06/2018
MitySOM-AM57X Developer 01/27/2020
MitySOM-AM62 & MitySOM-AM62A Developer 11/01/2022
MitySOM-C10L Developer 04/04/2022
MitySOM-iMX6 Developer 04/11/2017
MityCAM Vision Cameras Developer 12/03/2010
GenTL Software Reporter 06/26/2018
MityCCD Scientific Cameras Developer 12/03/2010
Redmine Usage Developer 02/21/2012

Activity

02/07/2024

04:23 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: DSP EMIF Example Code
Hello Kyungguk Bok,
From the FPGA perspective the base_module component handles the EMIF transactions and convert...
Gregory Gluszek

03/15/2020

10:23 PM MitySOM-5CSX Embedded Vision Developer's Kit for Basler dart BCON Support: RE: Intel OpenVINO with the VDK
Hi Ed,
I understand that Tensorflow Lite being CPU only in this instance seems like it is a deal breaker for you....
Gregory Gluszek

03/11/2020

10:02 PM MitySOM-5CSX Embedded Vision Developer's Kit for Basler dart BCON Support: RE: Intel OpenVINO with the VDK
Hi Ed,
Regarding an Arria10 "VDK"or equivalent, the MityCAM-C50000 is an evaluation platform for the CMV50000 CMO...
Gregory Gluszek

06/24/2019

04:38 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: uPP receive clock lower limitation in SDR (Single Data Rate mode)
Hi Vivek,
I believe the datasheet is saying that regardless of whether the clock is being used as DDR or SDR the ...
Gregory Gluszek

08/14/2018

02:59 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Change data between ARM & DSP cores, undefined behaviour
My guess is that the system is running out of DSPLink buffers. I would recommend checking return codes for functions ... Gregory Gluszek

08/10/2018

03:17 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Building DspHelloWorld MDK 2018
Hi Tom,
I believe the DSP MDK core library you are linking against was built with Code Composer 6.1. I would reco...
Gregory Gluszek

08/07/2018

02:54 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Yocto MDK Status
Hi Tom,
The 3.2 branch you are following is the one to track for our latest updates for the L138 platform.
Th...
Gregory Gluszek

01/17/2018

06:06 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: uPP on MityDsp
Hi Martin,
LCD [8] - LCD [15] also function as Boot Mode Selection pins. The SN54LVC157A is used to change the pu...
Gregory Gluszek
04:05 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: uPP on MityDsp
Hi Martin,
I have never personally used the uPP in this setup, however, it looks like it should be possible.
...
Gregory Gluszek

01/15/2018

04:03 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: IPC and uPP interrupts APIs conflict
Hi Okan,
My guess is that your core problem is that SysLink and StarterWare simply do not play well together in g...
Gregory Gluszek

Also available in: Atom

Go to top
Add picture from clipboard (Maximum size: 1 GB)