Activity

From 06/02/2016 to 07/01/2016

11:08 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?: Malcolm,
Thanks for catching the typo, it's been updated.
With the CSEL "properly" set and the module still not... Alexander Block
03:49 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?: Alex,
Thank you for the reply.
I've checked the "gotchas" wiki page and the CSEL setting was the only thing not... Malcolm Hartnell
09:31 AM Software Development: /sys/class/fpga-bridge directory is empty: I downloaded the latest kernel sources from the critical link repo, rebuilt the kernel and .dtb files, and loaded the... Mike Cherny

10:01 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?: Malcolm,
Dan and Adam brought this issue to my attention and I will followup concerning the RMA replacement via e-... Alexander Block
05:55 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?: I've tried both suggestions but the result is the same, I get the "CALIBRATION FAILED" message on my first board and ... Malcolm Hartnell

11:56 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?: Dan,
I've downloaded the file you provided the link for but first ...
Adam,
I presently have CSEL[0-1] set t... Malcolm Hartnell
11:39 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?: There is a CV errata that can cause such a failure. Please check that the CSEL[0-1] pins are set to "00" to avoid a ... Adam Dziedzic
11:13 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?: Hello Malcolm,
I know you said that your current SD card works for one of your SOMs but would you mind trying our ... Daniel Vincelette
11:00 AM Software Development: Why do I get a "CALIBRATION FAILED" error during boot?: I have been using the same module for the last two weeks and today it has started giving the "CALIBRATION FAILED" err... Malcolm Hartnell

01:10 PM Software Development: RE: Building BSP for 5cse: Hi Sam,
I've been able to recreate what you're seeing. It looks like the devicetree generated through yocto is nam... Daniel Vincelette
06:41 AM PCB Development: RE: Development Kit 2.5V VIO, change to 3.0 or 3.3: Thank you Alex, that's exactly what I wanted to know. I understand your point about the warranty, and proceeding car... Stephen Snyder

04:47 PM PCB Development: RE: Development Kit 2.5V VIO, change to 3.0 or 3.3: Stephen,
Thanks for reaching out to us about this question.
Please note that making any modification to the car... Alexander Block
09:56 AM PCB Development: Development Kit 2.5V VIO, change to 3.0 or 3.3: It looks like banks 3B, 4A, and 8A have their I/O voltage tied to a 2.5V supply on the development kit.
If I want ... Stephen Snyder
12:32 PM Software Development: RE: Building BSP for 5cse: Hi Sam,
I'm currently re-running the yocto build here to see if I can recreate the issue you are seeing. I will up... Daniel Vincelette
11:36 AM Software Development: RE: Building BSP for 5cse: Hi Alex,
I selected the 5cse for the build, not the 5csx. I have done this full build no fewer than 3 times with ... Sam Anderson
11:17 AM Software Development: RE: Building BSP for 5cse: Sam,
I believe that the issue you ran into if following the Yocto wiki steps is that you may have selected the "mi... Alexander Block

07:49 PM Software Development: Building BSP for 5cse: I am trying to follow your documentation for using Yocto to build an image for the 5CSE on the dev board carrier, and... Sam Anderson

03:45 AM Software Development: RE: How to add aditional HPS GPIO's: Hi Alex,
Still a few misnumbered things in the above post.
Anyway, removing the switches from the DTS means tha... Matthew Schubert

01:15 PM FPGA Development: RE: HDMI Output and Quartus Versions: Steve,
We have successfully rebuilt the "HDMI example":https://support.criticallink.com/redmine/projects/5csxbase/... Alexander Block
11:07 AM FPGA Development: HDMI Output and Quartus Versions: Hi,
I noticed that the HDMI Output example you've posted was done in Quartus 15.1 but the VM with the toolchain in... Stephen Snyder
01:10 PM Software Development: RE: How to add aditional HPS GPIO's: Maetthew,
Good catch. Apparently when I did the mapping I started off by one. We have updated the post above to ha... Alexander Block
02:09 AM Software Development: RE: How to add aditional HPS GPIO's: I have noticed that in the DTS the switches are now on the GPIOs that I want to use:
http://support.criticallink.com... Matthew Schubert

11:26 PM Software Development: RE: How to add aditional HPS GPIO's: I'm having some issues setting GPIO37, 40 and 41 from within Linux.
Firstly, in the instructions above, you mentio... Matthew Schubert

Also available in: Atom

Go to top

Mity CPU Platforms » MitySOM-5CSX Altera Cyclone V