Implementing PTP protocol with MitySOM-A10S SOM.
Added by Costas Hatzinikolaou over 1 year ago
Hello,
Sperry would like to implement the PTP (Precision Time Protocol) protocol using the MitySOM-A10S module.
I have a couple of questions:
1. I believe we have to use the Intel Triple-Speed Ethernet FPGA IP core instead of the HPS MAC of the Arria 10 FPGA. Do the FPGA pins have to be changed?
2. Could the same PHY be used with the Triple-Speed IP core?
Thank you,
Costas Hatzinikolaou
Sperry Rail
Replies (2)
RE: Implementing PTP protocol with MitySOM-A10S SOM. - Added by Daniel Vincelette over 1 year ago
Hello Costas,
We have never used PTP on the Arria 10 but the HPS MAC does say that it supports "IEEE 1588-2002 and IEEE 1588-2008 standards for precision networked clock synchronization".
In your device tree you will need to update the clocks/clock-names parameters in gmac1 node to the following to tell the kernel about the ptp reference clock:
clocks = <&l4_mp_clk &peri_emac_ptp_clk>; clock-names = "stmmaceth","clk_ptp_ref";
This will tell the kernel that it will be using the HPS Peripheral clock as the PTP reference.
Also make sure that your kernel has PTP/1588 support compiled in, which our reference kernel does.
Please let me know if you have more questions,
Dan
RE: Implementing PTP protocol with MitySOM-A10S SOM. - Added by Costas Hatzinikolaou over 1 year ago
Thanks, Dan.
Costas
From: Daniel Vincelette <redmine@criticallink.s, Dan>
Sent: Tuesday, November 8, 2022 5:17 PM
Subject: [MitySOM-A10S Altera Arria 10 - FPGA Development - msg6242] RE: Implementing PTP protocol with MitySOM-A10S SOM.
External Email - This email did not originate from within the Sperry Rail Organization
