Project

General

Profile

Is the USB SS connection correct?

Added by Masayoshi Furuta over 1 year ago

The J3Pin-Out (Table 7) of the MitySOM-AM57 System on Module data sheet describes the USB3.0 SuperSpeed terminals as follows.

Pin27 AC11 USB1_SSRX_N
Pin29 AD11 USB1_SSRX_P

Pin33 AF12 USB1_SSTX_N(2)
Pin35 AE12 USB1_SSTX_P(2)

Note2: 0.1uF AC coupling caps are installed on the SOM for USB1_SSTX_P/N nets, do not add them to the baseboard.

However, looking at the CPU datasheet, it looks like this:
AC11 usb_txn0 Output (transmitter: ODS)
AD11 usb_txp0 Output (transmitter: ODS)

AF12 usb_rxn0 Input (receiver: IDS)
AE12 usb_rxp0 Input (receiver: IDS)

MitySOM-AM57 System on Module (J3, J14)) ~ HD3SS3220IRNHR (U12) ~ USB TypeC (J13) connection (SSTX_P / _N, SSRX_P / _N) is there any problem with the circuit diagram below?

Schematic: 80-001317RH-5_SCH_RevA.PDF (Date: 6/7/2023 Time: 11:25:44AM)


Replies (9)

RE: Is the USB SS connection correct? - Added by Michael Williamson over 1 year ago

Hi Masayoshi,

It looks like there is an error in the datasheet.

Pin 33/35 are connected to AC11/AD11 on the FPGA (USB_TXN/P0), with AC coupling (DC blocking) capacitor.
Pin 27/29 are connected to AF12/AE12 (USB_RXN/P0) as straight connections.

The netnames and polarity is correct, the FPGA AM572x ball names are flipped.

We will correct the datasheet, I will let you know when it has been updated.

I am sorry for the inconvenience.

With regards,
Mike

RE: Is the USB SS connection correct? - Added by Jonathan Cormier over 1 year ago

Correction: Replace FPGA with ARM

RE: Is the USB SS connection correct? - Added by Masayoshi Furuta over 1 year ago

Pin 33/35 are connected to AC11/AD11 on the FPGA (USB_TXN/P0), with AC coupling (DC blocking) capacitor.

Will this one also be corrected as follows?
Incorrect: FPGA (USB_TXN/P0)
Correct: AM572x (USB_TXN/P0)

RE: Is the USB SS connection correct? - Added by Masayoshi Furuta over 1 year ago

MitySOM-AM57 System on Module (J3, J14)) ~ HD3SS3220IRNHR (U12) ~ USB TypeC (J13) connection (SSTX_P / _N, SSRX_P / _N) is there any problem with the circuit diagram below?

Schematic: 80-001317RH-5_SCH_RevA.PDF (Date: 6/7/2023 Time: 11:25:44AM)

Can I assume that aside from the pin names, there are no problems with the schematic connections?

RE: Is the USB SS connection correct? - Added by Michael Williamson over 1 year ago

Hello,

I had edited my previous post to correct. Yes it is:

Correct: AM572x (USB_TXN/P0)

The 80-001317RH-5_SCH_RevA.PDF should properly connect the USB-3. You can assume it is OK.

-Mike

RE: Is the USB SS connection correct? - Added by Jonathan Cormier over 1 year ago

Here is a snapshot from the devkit design in case it helps. The full schematic is available in the files section.

RE: Is the USB SS connection correct? - Added by Sandeep Sivadas over 1 year ago

Hi,

Can you please share the schematic design file location in the website. I am getting old schematic design from the "files" link.

With regards

Sandeep S

RE: Is the USB SS connection correct? - Added by Jonathan Cormier over 1 year ago

Thanks for pointing that out. Posted updated schematics and noted them on this new wiki page. https://support.criticallink.com/redmine/projects/mitysom_am57x/wiki/Development_Kit_Revision_Information

    (1-9/9)
    Go to top
    Add picture from clipboard (Maximum size: 1 GB)