Project

General

Profile

Activity

From 10/17/2023 to 11/15/2023

11/02/2023

DR 02:35 AM PCB Development: RE: MSEL[4] and return current cap...
Sorry if I wasn't clear. The caps are optional. They might help in a worst case situation, but for most designs they are overkill. Leaving one off won't be a problem. If you are doing a design and have the option to put them on, it w... David Rice

11/01/2023

AF 11:34 PM PCB Development: RE: MSEL[4] and return current cap...
Hi David,
I understand that, but the eval board only has them on MSEL[3:0] and does not have one on MSEL[4].  So, should there be one on MSEL[4] on any design using the MitySOM or not?
Thanks,
Austin
Austin Franklin
DR 07:38 PM PCB Development: RE: MSEL[4] and return current cap...
The intention of the caps to ground on these signals is to allow some high frequency ground currents from the SOM I/O's going off-SOM to have additional paths to ground, since the MSEL signals (and other listed signals) are essentially D... David Rice

10/28/2023

AF 06:54 PM PCB Development: MSEL[4] and return current cap...
The dev board has MSEL[3:0] with 1000pF caps, and MSEL[4] does not have a cap, unless I missed it. In the design guide:
7.4 Return Currents
The module’s edge connector has GND connections distributed along the interface pinout to ma...
Austin Franklin

10/27/2023

DV 06:10 PM FPGA Development: RE: Link missing on System Design Overview wiki page
Thank you for bringing this to our attention, I've updated the text on that wiki page so it now links to our reference project.
Dan
Daniel Vincelette

10/26/2023

SA 08:00 PM Software Development: RE: How to boot FPGA from U-Boot without having the uboot.env file in my SD card
Hi everyone,
For anyone who is reading, I have figured it out and I hope this will help you.
The U-Boot is running a script, see the bootcmd below
Shahad Alrawi
TC 02:24 AM FPGA Development: Link missing on System Design Overview wiki page
(posted on behalf of a customer)
on this URL:
https://support.criticallink.com/redmine/projects/mityarm-5cs/wiki/System_Design_Overview
it says:
"Create a new project or start from the Critical Link MityARM-5CSX reference pro...
Thomas Catalino

10/25/2023

AF 06:54 PM PCB Development: RE: Standoff on Mounting Hole Locations page
Part number 91115A501 is a 3/8" size standoff (1/8" tall, 4-40, hex). The one on the deb board I have is 1/4" size, which is part number 91115A160.
https://www.mcmaster.com/catalog/129/3674/91115A160
Austin Franklin

10/20/2023

SA 10:38 PM Software Development: RE: How to boot FPGA from U-Boot without having the uboot.env file in my SD card
Hello,
I was wondering, I found in u-boot-socfpga/include/configs
Shahad Alrawi
SA 12:18 PM Software Development: How to boot FPGA from U-Boot without having the uboot.env file in my SD card
Hello,
As a follow up from this question:https://support.criticallink.com/redmine/boards/45/topics/6501
Luckily, I was able to compile U-Boot 2019 from your CriticalLink repo and compile the Linux kernal and Yocto Rootfs as specifi...
Shahad Alrawi
 

Also available in: Atom