Activity
From 06/28/2016 to 07/27/2016
07/27/2016
- 05:19 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- Good question, I'm not sure if there are any files on there that specify which version it is. But if nobody has upda...
- 05:06 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- How can I check my currently devkit MDK?
- 03:56 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- Looks like you are using the older toolchain which apparently doesn't have the rpl_* support. This post gives some p...
- 03:34 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- Jonathan,
I used the tarball instead of the git, I share you my log, it is different than yours, it is attached.
... - 01:43 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- I created a FAQ entry for future reference to building autotools based libraries.
https://support.criticallink.com/r... - 01:33 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- Hector Bojorquez wrote:
> I got the error in Eclipse Console messages I have not tried on the MitySOM, I tried the ... - 11:58 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- I got the error in Eclipse Console messages I have not tried on the MitySOM, I tried the $file command and it looks ...
- 11:03 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- Where did you get this error? When running the program on the L138?
The error usually indicates the object was bu... - 10:47 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- Hi,
Well I have *.so* and a *.la* file, the _dinamic library_ and the _static library used by the GNU "libtools" p...
07/26/2016
- 04:41 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- Hector,
Concerning the Vivado question:
At this time we do not recommend using Vivado as it does not support th... - 04:22 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- I would have expected you to get either get a .a or .so file.
http://stackoverflow.com/a/12237595
https://stackov... - 04:16 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- I added the library and its path, but I did not get any .lib file after the library installation, Should I have a .l...
- 02:59 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- Hector Bojorquez wrote:
> Hi Jonathan and Alex,
>
> It is really helpful information, thank you.
>
> I did not... - 02:33 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- Hi Jonathan and Alex,
It is really helpful information, thank you.
I did not know about libmodbus library, now ...
07/20/2016
- 03:21 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- Hector,
I spoke with Jon C. about this issue and we have a little more followup.
In the past for the MitySOM/DS... - 10:16 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Communication EGD or ModBus/TCP Cores
- Hector Bojorquez wrote:
> Hi,
>
> I'm a beginner with FPGA and embedded systems, now I'm creating a communication... - Hi,
I'm a beginner with FPGA and embedded systems, now I'm creating a communication between some devices and the M...
07/12/2016
- 09:02 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: SPI1 controller, access to FLASH and carrier board. NOT linux based.
- Excellent glad you got it working.
- 12:16 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: SPI1 controller, access to FLASH and carrier board. NOT linux based.
- Johnathan,
Joy Joy, Happy Happy.
Everything is working. There were three items altogether. First was the "open...
07/11/2016
- 05:06 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: L138 dsplink problem - schedule while atomic bug
- I looked deeper into the error we were provoking on our bench; it turned out to be a c++ vector de-referencing error ...
- 09:41 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: 5CSX-H6-53B-RC with PCIe Hard IP (Root)
- Hi Tom,
As the Root Port, the HPS will control the reset to the PCIe. This can be an HPS GPIO, loaned pin, or FPG... - 09:02 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: 5CSX-H6-53B-RC with PCIe Hard IP (Root)
- After a bit of rearranging, I've gained the use 179 (B8A_RX_T1_N/CLK7n) for the PERSTn. I believe that should work fi...
- 08:37 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: 5CSX-H6-53B-RC with PCIe Hard IP (Root)
- Hi Adam,
Thanks, I hadn't realised that restriction was just on CvP. As we don't need that, you say that any IO ca... - 08:11 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: 5CSX-H6-53B-RC with PCIe Hard IP (Root)
- Hi Thomas,
The Cyclone V has a mode where it can be configured using CvP (Config via Protocol) - this configures t...
07/09/2016
- Hi,
We are considering one of the MitySOM boards for use in one of the projects we are working on. I'm currently g... - 06:24 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: SPI1 controller, access to FLASH and carrier board. NOT linux based.
- Ian St. John wrote:
> Can you confirm that the signal marked as 'reserved' just beside the SPI1_CSC1 is the SPI1_CSC... - 05:56 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: SPI1 controller, access to FLASH and carrier board. NOT linux based.
- Hmm. I asked the EE about the diagram and he was interested in the fact that there was a pull up on the CS line. Appa...
- 12:40 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: SPI1 controller, access to FLASH and carrier board. NOT linux based.
- The eeprom is on the i2c0 bus. I'm assuming you are talking about the SPI Nor flash which is on SPI1_CS0.+
Oops... - 01:23 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: L138 dsplink problem - schedule while atomic bug
- Hi Fred,
Syslink is newer than DSPlink, though in the context of the L138 it's very similar code (syslink evolved ... - 12:11 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: L138 dsplink problem - schedule while atomic bug
- The error collected above was on the bench after making some minor software changes seemingly unrelated with the code...
- 11:23 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: L138 dsplink problem - schedule while atomic bug
- I found the following on the TI site; looks like they struggled with this issue with sys-link... I'm not sure how sys...
07/08/2016
- I think there may be a bug in the dsplink kernel code that causes the scheduler to run after a call to spinlock. "rem...
- 09:33 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: SPI1 controller, access to FLASH and carrier board. NOT linux based.
- Ian St. John wrote:
> I am building and programming a custom board without Linux. Basic embedded drivers running fro...
07/07/2016
- 11:26 AM MitySOM-5CSX Altera Cyclone V Software Development: RE: /sys/class/fpga-bridge directory is empty
- Thank you for letting us know about this, it was a bug that was caused by some updates to the ethernet driver, which ...
07/05/2016
- I am building and programming a custom board without Linux. Basic embedded drivers running from SPI1,CS0 (8MB NOR Fla...
06/30/2016
- 11:08 AM MitySOM-5CSX Altera Cyclone V Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- Malcolm,
Thanks for catching the typo, it's been updated.
With the CSEL "properly" set and the module still not... - 03:49 AM MitySOM-5CSX Altera Cyclone V Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- Alex,
Thank you for the reply.
I've checked the "gotchas" wiki page and the CSEL setting was the only thing not... - I downloaded the latest kernel sources from the critical link repo, rebuilt the kernel and .dtb files, and loaded the...
06/29/2016
- 10:01 AM MitySOM-5CSX Altera Cyclone V Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- Malcolm,
Dan and Adam brought this issue to my attention and I will followup concerning the RMA replacement via e-... - 05:55 AM MitySOM-5CSX Altera Cyclone V Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- I've tried both suggestions but the result is the same, I get the "CALIBRATION FAILED" message on my first board and ...
06/28/2016
- 11:56 AM MitySOM-5CSX Altera Cyclone V Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- Dan,
I've downloaded the file you provided the link for but first ...
Adam,
I presently have CSEL[0-1] set t... - 11:39 AM MitySOM-5CSX Altera Cyclone V Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- There is a CV errata that can cause such a failure. Please check that the CSEL[0-1] pins are set to "00" to avoid a ...
- 11:13 AM MitySOM-5CSX Altera Cyclone V Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- Hello Malcolm,
I know you said that your current SD card works for one of your SOMs but would you mind trying our ... - I have been using the same module for the last two weeks and today it has started giving the "CALIBRATION FAILED" err...
Also available in: Atom
Go to top