Activity

From 12/12/2011 to 01/10/2012

08:09 AM Software Development: RE: Builds and SYS/BIOS questions ...: Hi,
In order to actually get the DSP running at 1200 MHz, you will need a macro update to <core/DspMacros.h> to su... Michael Williamson
08:05 AM Software Development: RE: FPGA Interrupts on MityDSP-Pro: There are 2 lines connected between the FPGA and the DSP intended for interrupt use. On the DSP, 2 GPIO pins are use... Michael Williamson
07:16 AM Software Development: RE: SYS/BIOS Version 6.x on the MityDSP-Pro: We have not ported the MDK libraries from DSP/BIOS 5 to SYS/BIOS 6 primarily because the C level code is largely comm... Michael Williamson

09:49 PM Software Development: FPGA Interrupts on MityDSP-Pro: (posted on behalf of a customer)
I am trying to get some documentation on the FPGA/DSP interrupts for the MityDSP-... Thomas Catalino

02:43 PM Software Development: Builds and SYS/BIOS questions ...: (posted on behalf of a customer)
I had some early errors regarding -mv64+. I was not aware that the c6455 is a "C6... Thomas Catalino
02:42 PM Software Development: SYS/BIOS Version 6.x on the MityDSP-Pro: (posted on behalf of a customer)
Can I use the new "SYS/BIOS" (version 6.x??) with the c6455? I would like to star... Thomas Catalino

08:20 AM PCB Development: RE: FPGA/DSP Interface Details & external interrupts: Doug -
I will let the technical team answer the question about the external interrupts. However, we will add info... Thomas Catalino
08:16 AM PCB Development: FPGA/DSP Interface Details & external interrupts: (Posted on behalf of a customer)
I am working on designing the carrier interface board for the MityDSP Pro module.... Thomas Catalino

09:45 AM PCB Development: RE: MityDSP-Pro FPGA questions ...: > In the directory labeled “C:\MityDSP\2.10\hardware\FPGA_boot” I see several sub directories that appear to have pre... Michael Williamson

11:53 AM PCB Development: RE: MityDSP-Pro FPGA questions ...: (from Anthony)
Michael,

Thanks for the response. From what you describe it seems that the signals I intend to... Thomas Catalino

07:16 PM PCB Development: RE: MityDSP-Pro FPGA questions ...: Hi Tom / Anthony,
I hope this doesn't muddy the waters, but here is some more information: There are actually 3 E... Michael Williamson
01:01 PM PCB Development: RE: MityDSP-Pro FPGA questions ...: ??From the schematics it appears that the evaluation board is connected to both RJ-45 connectors, one goes to the 10/... Thomas Catalino
11:04 AM PCB Development: RE: MityDSP-Pro FPGA questions ...: Hello Tom,
I will try posting this to the support forum as well but I need to clear up some confusion Kevin and I ... Anthony Medina

02:35 PM PCB Development: RE: MityDSP-Pro FPGA questions ...: The bootloader FPGA image included in the file mention provides a basic UART at pins 14 and 16 of the edge connector ... Michael Williamson

06:13 PM PCB Development: MityDSP-Pro FPGA questions ...: (posted on behalf of a customer)
RS232_TXD SO-DIMM pin 14
RS232_RXD SO-DIMM pin 16

F... Thomas Catalino

Also available in: Atom

Go to top

Mity CPU Platforms » MityDSP (TI TMS320C6xxx Based Products)