Activity
From 11/07/2013 to 12/06/2013
12/06/2013
- 03:14 PM FPGA Development: RE: HSMC to GPIO
- Hi Jack,
The 5CSX dev board follows the Altera defined pinout for HSMC so that should work.
Dan - Hi,
Is HSMC on base board laid out the same pin out as this particular Terasic daughter board (this is what Altera...
12/05/2013
- 06:14 PM FPGA Development: RE: HPS Memory Controller
- Beautiful Work! Thank you so much!
Jack - 05:57 PM FPGA Development: RE: HPS Memory Controller
- O of course! Can't believe something simple like that slipped my mind.
Thank you so much! Hope this works!
Jack - 05:51 PM FPGA Development: RE: HPS Memory Controller
- Hi Jack,
1) Hmm, I believe that error is from qsys generate not being run. Let me know if after running generate i... - 05:35 PM FPGA Development: RE: HPS Memory Controller
- Hi Dan,
A couple of issues:
1. I am having trouble compiling the code. It's returning warnings and errors like ... - 03:34 PM FPGA Development: RE: HPS Memory Controller
- Jack,
I have created a new wiki section and have added the hps ddr example there. "LINK":http://redmine.criticalli...
12/04/2013
- 08:23 PM FPGA Development: RE: HPS Memory Controller
- Hey Jack,
My plan is to get it up Thursday afternoon. I currently have the FPGA side done but need to finish up th... - 05:18 PM FPGA Development: RE: HPS Memory Controller
- Hi Dan,
When would you be able to make the examples available?
Thanks!
Jack
12/02/2013
- 04:28 PM FPGA Development: RE: FPG DDR3 Memory Pin Assignment
- Hi Dan,
We would like to use the HPS DDR as well, but as you can see from my numerous posts, we are really stuck o... - 04:17 PM FPGA Development: RE: FPG DDR3 Memory Pin Assignment
- Hi Jack,
Hmm, are you using the DDR SDRAM Controller with UniPHY in your QSYS project?
Also with this first rel... - 02:34 PM FPGA Development: RE: FPG DDR3 Memory Pin Assignment
- Hi Dan,
I don't see the TCL file that you are referring to. All the tcl files that I have are for HPS DDR not FPGA... - 02:30 PM FPGA Development: RE: FPG DDR3 Memory Pin Assignment
- Hi Jack,
Did you also run the IO Standard TCL file generated by the tools?
Dan - 02:25 PM FPGA Development: RE: FPG DDR3 Memory Pin Assignment
- Hi Dan,
I ran the tcl script that you attached on this thread.
But when I tried to compile, it gives me errors ... - 02:21 PM FPGA Development: RE: FPG DDR3 Memory Pin Assignment
- Hi Jack,
The IO Standard TCL file should be auto-generated by the tools.
To run it from Quartus:
1) Go to Tool... - 12:32 PM FPGA Development: RE: FPG DDR3 Memory Pin Assignment
- Hi Dan,
Could you provide the TCL file for the IO Standard as well please?
Thanks!
Jack - 10:52 AM FPGA Development: RE: FPG DDR3 Memory Pin Assignment
- Hi Jack,
I have attached a TCL file that will setup the pin assignments for the FPGA DDR.
Dan - 11:31 AM FPGA Development: RE: Link Down
- Hi Dan,
It happens while it's idling and booting up.
Thanks!
Jack - 11:05 AM FPGA Development: RE: Link Down
- Hi Jack,
Is this while the dev kit is just idling in linux? Or is this just during boot up?
Dan - 11:03 AM FPGA Development: RE: HPS Memory Controller
- Hi Jack,
Have you taken the SDRAM FPGA port out of reset? The register is called hps.sdr.ctrlgrp.fpgaportrst, the ...
11/28/2013
- Hi,
Can you please provide the pin assignment for the optional FPGA DDR3 memory please?
Thanks!
Jack
11/27/2013
- 05:07 PM FPGA Development: RE: HPS Memory Controller
- I read through the section for the Cyclone V on the HPS-FPGA AXI and the manual for the SDRAM that we are using but I...
11/26/2013
- 04:37 PM FPGA Development: RE: HPS Memory Controller
- Hi,
Can someone please get back to me on this?
Thanks!
Jack
11/22/2013
- 05:01 PM FPGA Development: RE: Quartus II Subscription Edition Error
- Hi Jack,
Perhaps the project was corrupted when you upgraded it to the 13.1 tools. I've attached a copy of the pr... - 03:29 PM FPGA Development: RE: HPS Memory Controller
- Hi Mike,
Can you provide for me the exact product number for the Micron SDRAM on board. I need information on the ...
11/21/2013
- 02:10 PM FPGA Development: RE: Quartus II Subscription Edition Error
- Hi Greg,
I am using 13.1 Quartus, and I ran the script that you recommended and the error that I sent you was what... - 02:08 PM FPGA Development: RE: Quartus II Subscription Edition Error
- Hi Jack,
Are those the same errors you were receiving before? And typically when Quartus reports an error there i... - 12:35 PM FPGA Development: RE: Quartus II Subscription Edition Error
- I tried running the tcl script and it didn't work.
The errors are:
Error: Quartus II 64-Bit TimeQuest Timing Anal... - 09:02 AM FPGA Development: RE: Quartus II Subscription Edition Error
- Hi Jack,
What version of the Quartus tools are you using?
That project was built with the 13.0 sp1 tools. If y... - 07:05 AM FPGA Development: RE: HPS Memory Controller
- HI Jack,
I suggest you head over to the "Cyclone V Documentation page":http://www.altera.com/literature/lit-cyclon...
11/20/2013
- Hi,
Could you guys provide some documents and timing diagrams for the HPS memory controller?
Thanks!
Jack - Hi again,
I have the ethernet connected to the development kit, but on the console it kept on giving me the follow... - Hi,
I am using the mityarm_5csx_dev_board project that you guys have. If I use the web edition of quartus to run i...
11/19/2013
- Hi,
How can I configure the FPGA such that the ethernet will still be functioning after I program it. I notice tha... - 05:25 PM FPGA Development: RE: Clock
- There is a 25 Mhz clock brought in on the main HPS_CLK1 input (pin E20). It's actually defined in the Qsys HPS compo...
- Hi,
Where is the clock on the MityArm?
I am using your mityarm_5csx_dev_board project, and it's not there. Coul...
11/18/2013
- 05:04 PM FPGA Development: RE: Unable to access Linux
- Hi Jack,
We haven't trying using an Altera MMK, we instead us the USB Blaster or the USB Blaster II directly. Is ... - Hi,
I am having trouble accessing the Linux system on the SD card, when the MityARM is connected to the PC, meanin... - 05:01 PM FPGA Development: RE: Input/Output interfacing
- Hi Rich,
You need to be careful with the pin assignments. If you change an assignment that is by default controll... - 04:57 PM FPGA Development: RE: FPGA - HPS DDR Memory
- Hi Jack,
I would recommend using Qsys and exporting the FPGA->HPS DDRAM bridges. Then if you create an Avalon mem... - Hi,
I need to design system where I store input data to the memory via the FPGA, and then export it out to my comp...
11/14/2013
- 02:39 PM FPGA Development: RE: Input/Output interfacing
- Thanks Mike,
I was able to export the signals I wanted and they now show up in Pin Planner.
Is it in general ok to ...
11/13/2013
- 01:41 PM FPGA Development: RE: Input/Output interfacing
- The FPGA ball numbers can be mapped to the edge connector via Table 7 in the "datasheet":http://www.mitydsp.com/image...
11/12/2013
- 07:03 PM FPGA Development: RE: Input/Output interfacing
- Also, I don't know if I have seen a file which shows which physical pins on the FPGA end up on which physical connect...
- 07:01 PM FPGA Development: RE: Input/Output interfacing
- Hi Dan
Yes, I have done exactly as you described.
I haven't worked with the Pin Planner as of yet, so I'll take a l... - 05:49 PM FPGA Development: RE: Input/Output interfacing
- Hi Richard,
I'm guessing you've created a component with a conduit for these external signals and you've exported ... - I have built a custom component in QSYS as a memory-mapped avalon slave and been able to interface it
correctly so t...
Also available in: Atom
Go to top
