Project

General

Profile

Activity

From 06/09/2014 to 07/08/2014

07/08/2014

03:06 PM MitySOM-335x (ARM Cortex-A8 Based Products) PCB Development: Time drift
Hello,
We bought a MityARM335x dev kit months ago. We have noticed that the time on the board (both software and h...
Bindu Jagannatha
12:17 PM MitySOM-5CSX Altera Cyclone V Software Development: Pre production (-X) modules with newer sd image
Hi,
I'am just starting to discover the eval kit. The one I ordered from Mouser was a pre-prod (- X) version. I und...
Pierre-Yves BRETECHER

07/07/2014

07:22 AM MitySOM-5CSX Altera Cyclone V Software Development: Sample c program to read/write Cyclone V FPGA internal memory through hps2fpga bridge
Hi,
Do you have sample c/c++ program to read/write a memory inside Cyclone V FPGA through hps2fpga bridge interfac...
Bill Lee

07/03/2014

05:14 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol
Hi Bill,
Sorry for the confusion. The latest image updated the Baud Rate to 115.2kbps to be consistent with the r...
Adam Dziedzic
05:05 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol
Hi,
I downloaded the sd_image_mitysom_5csx_rev1B.zip, and extracted out the .bin file. Then I typed "sudo dd if=sd...
Bill Lee
02:45 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: uPP delay between transmissions
It was a cache invalidation issue. Calling BCACHE_wb() solved the problem.
I did find a small bug in the trasmit()...
Udi Fuchs
08:29 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: uPP delay between transmissions
My first thought on seeing this is that it is probably a cache issue. After you set the values in the buffer, the va... David Rice
11:16 AM MityDSP (TI TMS320C6xxx Based Products) Software Development: RE: Problem compling with the MDK, unresolved symbols
I got a similar problem reported here.
https://support.criticallink.com/redmine/boards/8/topics/4002
Can someone he...
Silvano Bertoldo
11:09 AM MityDSP (TI TMS320C6xxx Based Products) Software Development: DSP/BIOS project unresolved symbols
Dear all,
I have a problem with Code Composer 6 and my DSP/BIOS project (called "quadra").
I have a first file (c...
Silvano Bertoldo

07/02/2014

09:27 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol
Information on how to make an SD card based upon the current Development Kit SD card image (Rev 1B) can be found on t... Alexander Block
06:17 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol
Mike,
I think you meant "memtool -32 0xFFD0501C=0x06" for brgmodrst register. The reset value of the register some...
Bill Lee
08:52 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol
For reference on the reset register:
http://www.altera.com/literature/hb/cyclone-v/hps.html#reg_default_component/...
Michael Williamson
08:51 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol
Hi Bill,
It looks like you are using version 3.8 of the kernel. Version 3.8 does not have the FPGA bridge drivers...
Michael Williamson
06:47 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: uPP delay between transmissions
We cannot get the uPP to work. For test we just use the FPGA to pass the uPP pins to FPGA output pin. The Enable pin ... Udi Fuchs
07:19 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: uPP delay between transmissions
Ah, yes, I am sorry I forgot about the EMIFA scheduling delays. You are correct.
If you are using the reference P...
Michael Williamson
12:55 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: uPP delay between transmissions
We started with EMIFA. We got a delay of 11uSec between transfers as discussed in this post:
https://support.criti...
Udi Fuchs
11:49 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Linker error on DSP application with Code Composer 6
Thanks a lot to everybody.
It was a simple linker problem.
Silvano
Silvano Bertoldo
11:49 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: MSGQ - Message Queue Manager problem
Hello everybody.
We see an unexpected behaviour during simple debugging operations.
/*
* main.c
*/
#incl...
Silvano Bertoldo

07/01/2014

04:30 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Linker error on DSP application with Code Composer 6
Note i found the generic c674x device under target: generic devices
!DSP_C674x.png!
Jonathan Cormier
03:39 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Linker error on DSP application with Code Composer 6
Silvano,
Have you followed our guide to building a Hello World application?
https://support.criticallink.com/re...
Greg Dias
11:55 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: Linker error on DSP application with Code Composer 6
Dear all,
we are trying to build a simple application on DSP using Code Composer 6 plus DSP/BIOS.
In the followi...
Silvano Bertoldo
09:49 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
U-Boot# sf probe 0:0
SF: Unsupported flash IDs: manuf ff, jedec ffff, ext_jedec ffff
Failed to initialize SPI flash...
Anonymous
09:49 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
Jonathan,
I checked with manufacturing and they do use the command in verification
of basic communication wit...
Anonymous

06/30/2014

05:06 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
Following your lead and my hardware engineers suggestion we did a temporary check and set 0x44E00050
(CM_PER_SPI1_C...
Anonymous
05:03 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
Committed change.
http://support.criticallink.com/gitweb/?p=u-boot-mityarm-335x.git;a=commit;h=bc7833792442421a60e74...
Jonathan Cormier
04:54 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
I'm testing this change right now and am going to push a commit if it works. Jonathan Cormier
04:48 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
Thanks. Let me take a look and if it works. Anonymous
04:45 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
I think I found the problem. The memory address 0x481A0000 refers to McSPI1 and only spi0 is enabled in the u-boot.
...
Jonathan Cormier
04:40 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
We had originally set up to boot out of SPI NOR and on occasion do use that ability for
manufacturing testing. The ...
Anonymous
04:16 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
No since booting from the spi nor on our SoMs doesn't work and I wasn't aware of anyone using the nor, I didn't look ... Jonathan Cormier
03:40 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
Hey Jonathan,
Looking at your release without any of my mods, serial NOR was removed (no sf commands.) Was ther...
Anonymous
04:18 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: uPP delay between transmissions
Have you tried just writing to the FPGA via EMIFA? That would be a 16 2-byte word transfer. Even with 10 wait state... Michael Williamson
03:11 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: uPP delay between transmissions
Re-architecting our code is not really a vaiable solution. We have a feedback loop running in the DSP, that depends o... Udi Fuchs

06/28/2014

04:22 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: uPP delay between transmissions
Hello,
First of all, using such small packet size you may not be able to completely eliminate the delay between s...
Gregory Gluszek

06/27/2014

09:52 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol
Hi Mike,
I attached 2 files as you indicated in your previous reply. One is boot.log and another one is foo.txt.
...
Bill Lee
07:56 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol
If you can't see the enable file then the driver for the device isn't compiled in or the device tree blob doesn't ins... Michael Williamson
08:36 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: uPP delay between transmissions
We are trying to use uPP to send data from the DSP to the FPGA. The problem is that there is a delay of about 8 micro... Udi Fuchs
08:26 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
It's possible or even probable that name of the pound defines changed in this version. You can check the Readme to se... Jonathan Cormier
04:41 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
Hey Jonathan,
Do I only need the "#define CONFIG_SPI"? I've tried that along with (from the original mityarm35x...
Anonymous
04:29 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: SPI clock issues with using newest u-boot
It does look like SPI was not enabled in the new u-boot config. Checkout the differences in include/configs/mityarm3... Jonathan Cormier
02:36 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: SPI clock issues with using newest u-boot
After moving to the newest u-boot we are having issues running SPI bus. Accessing the McSPI registers (0x481A0000) ca... Anonymous

06/26/2014

10:46 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol
Thanks for your reply.
I am currently intend to use hps2fpga bridge only in my design. And I just copy the generat...
Bill Lee
08:12 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol
Which AXI crossbar interface are you using? The hps2fpga bridge or the lightweight bridge? Did you make a new prelo... Michael Williamson
01:00 PM MitySOM-5CSX Altera Cyclone V Software Development: UART RS232
Hi,
Could you point to some examples for UART RS232 communication?
Thanks,
Jack
Anonymous
11:22 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: SSD on MityDSP-L138F
Hannes,
As mentioned in the errata, they do not recommend the "reset" approach because they cannot guarantee that ...
Bob Duke
08:25 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Where to download the document about Memory Map and Register Address of IO Board 80-000268RI-2C and OMAPL138F
These are provided by TI. You can find them here: http://www.ti.com/product/OMAP-L138/technicaldocuments
You shoul...
Jonathan Cormier
08:16 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Where to download the document about Memory Map and Register Address of IO Board 80-000268RI-2C and OMAPL138F
The memory map of the OMAP-L138 can be found on TI's main "OMAP-L138 web page":http://www.ti.com/product/omap-l138 (s... Michael Williamson

06/25/2014

10:58 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: Where to download the document about Memory Map and Register Address of IO Board 80-000268RI-2C and OMAPL138F
only some brief documents are found in wiki,
Where can I download the document about Memory Map and Register Address...
yanqing lu
10:43 PM MitySOM-5CSX Altera Cyclone V FPGA Development: How to access FPGA internal memory through AXI slave interface protocol
Hi,
I have implemented a logic and loaded into cyclone V FPGA. Before that, I did run simulation to access a memor...
Bill Lee
05:09 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Dirty gets appended to the version string for both u-boot and the kernel when you compile source code that has change... Jonathan Cormier
05:05 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
I pulled the AM335XPSP_04.06.00.08 tag and there were a lot of differences. I don't think it matters
that much as we...
Anonymous
04:58 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Looks like both the 03 and 08 branches have the same 2011.09 date so harder to determine which branch of code you wer... Jonathan Cormier
04:55 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
You were likely using the code from the AM335XPSP_04.06.00.08 branch before and now should be using the u-boot-2013.1... Jonathan Cormier
02:05 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Hey Jonathan,
Can you tell me if I were to pull a full u-boot "tree" from your "u-boot-mityarm-335x.git/tree", ...
Anonymous
12:18 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Seems like when I used our NAND mlo/u-boot burn in scripts, I blasted over the old u-boot by erasing NAND from 0 to 0... Anonymous
12:11 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Not sure what happened, but even placing the original MLO back it will not boot:
U-Boot SPL 21401-101.01.00.02-dir...
Anonymous
12:02 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Booting from the mmc card now does not show that u-boot in NAND has any issues.
U-Boot# nand read 8d000000 80000 1...
Anonymous
11:56 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Yes we decided to store everything in nand using the correct ecc so we disabled the nandecc command. So you do not n... Jonathan Cormier
11:43 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Looks like we can't reach u-boot with the new MLO. We see the following and then it stops. If we plug in the
mmc, w...
Anonymous
11:34 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Thanks Jonathan,
It seems the u-boot nandecc command has changed. We used to run the following script for
burn...
Anonymous
11:17 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Okay. I created a FAQ about this issue incase anyone else runs into it.
https://support.criticallink.com/redmine/p...
Jonathan Cormier
11:13 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Hey Jonathan,
Yes there is indeed an error. I'll try the newer MLO to see how that works.
Thanks,
John C...
Anonymous
10:18 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
If you confirm there are bit flips you can then flash just the UBL into the NAND and see if it boots fine. You'll se... Jonathan Cormier
10:13 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Try doing to following. It should print out bitflips if it finds them.... Jonathan Cormier
09:53 AM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Hey Jonathan,
I don't have access to a booted Linux, only u-boot. I created a text script that runs the u-boot ...
Anonymous
04:02 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: DSP to FPGA SPI Setup Question
Hello,Mike
Thank you very much.
lijun yang
12:42 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: DSP to FPGA SPI Setup Question
What is your target update rate? Continuous?
You might try first to rip out all of the overhead on the tcDspFpgaS...
Michael Williamson
11:32 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: DSP to FPGA SPI Setup Question
Hello,Mike
Thank you for your help.
I have attached two pic
----one is the SPI bits transfer rate(This is our des...
lijun yang
10:47 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: DSP to FPGA SPI Setup Question
Can you check with a scope at what the clock rate is on the SPI device, and the interword write delay? I just want t... Michael Williamson
10:39 AM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: DSP to FPGA SPI Setup Question
Update and followup question from the customer:
We have made the SPI work, but transmitting the word to word is sl...
Alexander Block
12:01 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Interrupting the ARM from the DSP
Thanks. This does what I wanted.
On the DSP side:...
Mary Frantz
09:11 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Interrupting the ARM from the DSP
I think that you are confusing signals and interrupts a bit.
You need to write some kernel module code to register...
Michael Williamson
08:26 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Interrupting the ARM from the DSP
Yes, I am familiar with DSPLink and am using it. However, I have time requirement that DSPLink cannot meet. Polling ... Mary Frantz
08:01 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
There you are. Note that i had to change the initialization in the code as noted above. Hannes Klas
07:26 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
If you don't mind, could you post your config.gz file? Michael Williamson
05:37 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
Hey again,
i tried changing it from DMA to PIO. Now, everything seems to work. Device is readable, writable and mo...
Hannes Klas
05:41 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: SSD on MityDSP-L138F
Hey folks,
I'm trying to use a SSD instead of a HDD on the L138F.
I found in the errata that the OMAP-L138 has...
Hannes Klas
02:12 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: TPS65023 VDCDC2 and VDCDC3 constraints
Jonathan, thank you, I will track your branch. Andrey Mozzhuhin

06/24/2014

05:41 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: Interrupting the ARM from the DSP
Hello Mary,
I'm not sure what the problem is in your specific example as we almost always use DSPLink to to commu...
Gregory Gluszek
02:08 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: Interrupting the ARM from the DSP
I would like to have the DSP (running BIOS 5) interrupt the ARM (running Linux MDK_2012-08-10)
In the DSP Code:
...
Mary Frantz
05:19 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
That is what I'm suggesting. You can verify if this is the issue by running the 'nand dump' or 'nand read' command a... Jonathan Cormier
05:07 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
So let me try and clarify the issue. We have been running our u-boot for about 10 months with no issues. Are you sugg... Anonymous
04:56 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Those ecc errors are coming from reading the environment from nand. If I remember correctly the older u-boot saved t... Jonathan Cormier
04:49 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
No nevermind, thats not correct. You do have a 256MB nand module. So the first u-boot should be correct. Jonathan Cormier
04:47 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
U-Boot mainline:
origin/u-boot-2013.10: d35e05656457c2d3715de8c3eb7c777375c160ae
u-boot config: mityarm335x_4kpag...
Jonathan Cormier
04:46 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Woops hangon didn't notice that you had a 3352 module. They have a larger nand and require a special u-boot build. Jonathan Cormier
04:40 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Hey Jonathan,
Something is very unhappy. Here is the boot:
CCCCCCCC
U-Boot SPL 2013.10-gd35e056 (Jun 03 2014 ...
Anonymous
04:28 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
There was a bug with the older u-boot where ecc was not enabled when the UBL loaded the u-boot image. This meant tha... Jonathan Cormier
04:22 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
Here is the boot sequence:
----------------------------------------------------------------
U-Boot# CCCCCCCC
U-Boo...
Anonymous
04:14 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
John,
What version of U-boot are you using? If you can include the full bootlog that would be helpful.
Jonathan Cormier
03:59 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: RE: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
As added information, the mtest command works.
Commands that *do* work:
mtest 402fffe0 402ffffe A5A500FF
mtest 8...
Anonymous
03:24 PM MitySOM-335x (ARM Cortex-A8 Based Products) Software Development: MityARM335x profile 1 - Model No: 3352-GX-X27-RC failing memory writes in u-boot
We just received one of our units back from the field and it hangs running a "mw.b" command in the u-boot param scrip... Anonymous
12:04 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: TPS65023 VDCDC2 and VDCDC3 constraints
Andrey,
Not sure if its any help but I've pushed a work in progress 3.14 branch to our git. Its based off the main...
Jonathan Cormier

06/23/2014

10:25 AM MityDSP-L138 (ARM9 Based Platforms) PCB Development: RE: MityDSP-L138 processor running hot
All unused connections are no connects.
Ed Smith
09:59 AM MityDSP-L138 (ARM9 Based Platforms) PCB Development: RE: MityDSP-L138 processor running hot
I have attached a plot showing the rise of the supply on the baseboard (channel 2) and the Mity card (channel 1). As ... Ed Smith
09:54 AM MityDSP-L138 (ARM9 Based Platforms) PCB Development: RE: MityDSP-L138 processor running hot
What are you doing with unused connections on the module?
Michael Williamson
09:52 AM MityDSP-L138 (ARM9 Based Platforms) PCB Development: RE: MityDSP-L138 processor running hot
It remains hot until the next power cycle. A reset cycle alone does not give an improvement.
Ed Smith
09:15 AM MityDSP-L138 (ARM9 Based Platforms) PCB Development: RE: MityDSP-L138 processor running hot
On non-FPGA variants, DVDD3318_A, DVDD3318_B, and DVDD3318_C are all tied to 3.3V.
Does the issue only occur durin...
Michael Williamson
09:07 AM MityDSP-L138 (ARM9 Based Platforms) PCB Development: RE: MityDSP-L138 processor running hot
All our I/O to the card is 3.3V. The OMAP processor has 3 configurable power groups which can be connected to 3.3V or... Ed Smith
07:56 AM MityDSP-L138 (ARM9 Based Platforms) PCB Development: RE: MityDSP-L138 processor running hot
Ok.
I suspect the issue may be related to I/O voltage levels (you have I/Os being driven or pulled to a value larg...
Michael Williamson
07:51 AM MityDSP-L138 (ARM9 Based Platforms) PCB Development: RE: MityDSP-L138 processor running hot
We are using a baseboard developed for our application. I'm happy to share the schematic. Let me know how to get that... Ed Smith
07:06 AM MityDSP-L138 (ARM9 Based Platforms) PCB Development: RE: MityDSP-L138 processor running hot
Hi Ed,
Are you running on a DevKit or on a custom board? Would you be willing to share your schematic (privately ...
Michael Williamson
05:32 AM MityDSP-L138 (ARM9 Based Platforms) PCB Development: MityDSP-L138 processor running hot
We are some way into the development of using the MityDSP-L138 platform. I recently noticed that about 50% of the tim... Ed Smith

06/21/2014

03:49 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: TPS65023 VDCDC2 and VDCDC3 constraints
Jonathan, nothing special only setup kernel config (attached).
I use Yocto Project Daisy toolchain and kernel from g...
Andrey Mozzhuhin

06/20/2014

02:17 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: Real time SATA writes
I am having some trouble with a data acquisition system.
Using MDK_2012-08-10
There are two tasks (among others...
Mary Frantz
02:12 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: TPS65023 VDCDC2 and VDCDC3 constraints
Andrey, Can you share your linux 3.14 port. What did you have to change to get it working? Are you using device tr... Jonathan Cormier
12:57 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: DSP to FPGA SPI Setup Question
Hello,ALL
I want to test the DspFpgaSpi, but not successfully setup,Could anyone give me some instructions?
Before ...
lijun yang
08:45 AM MitySOM-5CSX Altera Cyclone V Software Development: RE: Using custom DTS in yocto flow
Right now, the kernel recipe that gets used for our dev kit is indeed in the meta-mitysom-5csx/recipes-kernel/linux f... Michael Williamson

06/19/2014

09:13 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Looking for help about SPI core communicate with DSPFPGAspi
Hello,
Your CORE_GPIO_MODULE and base address (0x66000080) do not match one another. The address should be the CO...
Gregory Gluszek
02:26 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Looking for help about SPI core communicate with DSPFPGAspi
Hello.
Ask the same questions about the GPIO
I also try to use the DSP to communicate with FPGA
The follow is the ...
lijun yang
01:09 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Looking for help about SPI core communicate with DSPFPGAspi
Hello,
...
Gregory Gluszek
03:27 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Help me check out the gpio Setup,It is not work.
Thank you very much,Mike lijun yang
03:11 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: RE: Help me check out the gpio Setup,It is not work.
The address for the constructor is not correct. The Address is: the CORE offset times 0x80 bytes + 0x66000000.
In...
Michael Williamson
02:58 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: Help me check out the gpio Setup,It is not work.
Hello.
Ask the same questions about the GPIO
I also try to use the DSP to communicate with FPGA
The follow is the ...
lijun yang
08:54 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: TPS65023 VDCDC2 and VDCDC3 constraints
Mike, thank you for fast response.
In Linux 3.14 (from Yocto Project) this leads to disabling cpufreq because it c...
Andrey Mozzhuhin
08:29 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: TPS65023 VDCDC2 and VDCDC3 constraints
In the hardware, the TPS65023 used for the MityDSP-L138 has the following voltages that are defaulted using the hardw... Michael Williamson
07:39 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: TPS65023 VDCDC2 and VDCDC3 constraints
Hello,
I use MityDSP-L138F and Linux kernel from git://support.criticallink.com/home/git/linux-davinci.git but wan...
Andrey Mozzhuhin

06/18/2014

05:23 PM MitySOM-5CSX Altera Cyclone V Software Development: Using custom DTS in yocto flow
Posting on behalf of a customer and for future reference as well:
How do you get yocto to use a custom dts instead...
Daniel Vincelette
12:57 PM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
When I enabled the dma I got the following errors when i plugged in the flash drive.... Jonathan Cormier
11:07 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
I was able to scp a 12 MB file without any errors Jonathan Cormier
11:05 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
Also you can buy the cables prebuilt.
USB mini 5 pin to USB A Female
http://www.amazon.com/USB-Female-Mini-Male...
Jonathan Cormier
10:41 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
How were you experiencing the unstable ethernet? Just transferring a file? Jonathan Cormier
10:36 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
That changed stuff a bit. I now get more messages and the usb-msd driver seems to wake up.
But during initializati...
Hannes Klas
10:12 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
Hannes, please let us know if this resolves your issue. We actually fixed this same problem on our MitySOM-335x modul... Bob Duke
09:54 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
Got it working.... Jonathan Cormier
09:11 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
I don't think so. Udev primarily loads the driver and gets called once the driver does something. In the boot log you... Hannes Klas
09:03 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
Wondering if this is perhaps a udev issue? Michael Williamson
08:58 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
Exactly. But the mass storage driver itself gets loaded and then stalls (no /dev/sd* gets created). Hannes Klas
08:23 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
Ok I was able to get things to the point where it will atleast detect the insertion of the flash drive by changing th... Jonathan Cormier
01:52 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
I tried changing between PIO and DMA before. That changed nothing about the problem - It enumerates the device and th... Hannes Klas

06/17/2014

02:21 PM MityDSP-L138 (ARM9 Based Platforms) FPGA Development: Looking for help about SPI core communicate with DSPFPGAspi
Hello,All
I have followed the instruction posted by Michael Williamson. The spi core on FPGA
--https://support.cr...
lijun yang
11:51 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
Heres my bootlog. I'm having a hard time getting the mini usb working at all, in either host or peripheral mode. I ... Jonathan Cormier
10:11 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
There you are.
That's the dmesg right after startup, with the card reader plugged in during startup. I enabled USB...
Hannes Klas
09:40 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
OT: Hannes, can you please double check your email address in your profile, I (admin) am getting bounced email warnin... Tim Iskander
09:27 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
Could you post a full boot log? I'd like to compare it with what I'm getting. Also would be nice to see the connect... Jonathan Cormier
04:16 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
Hi Bob,
Here's the file.
Thanks
Hannes
Hannes Klas
11:04 AM MitySOM-5CSX Altera Cyclone V Software Development: RE: I2C Access with 5CSX Development Board
1) i2cset and i2cget are pretty standard tools, do you need help installing them or do you not want them on your fina... Michael Williamson

06/16/2014

10:08 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: RE: USB2.0 Host on MityDSP-L138F
Hannes,
Can you upload your kernel .config file? We have seen similar problems on our 335x product line that were ...
Bob Duke
07:15 AM MityDSP-L138 (ARM9 Based Platforms) Software Development: USB2.0 Host on MityDSP-L138F
Hello everyone,
I'm trying to use the USB2-OTG on the MityDSP-L138F as a USB2 Host to connect a few USB-Mass Stora...
Hannes Klas

06/13/2014

12:42 PM MitySOM-5CSX Altera Cyclone V Software Development: I2C Access with 5CSX Development Board
Posting on behalf of a customer and for future reference as well:
1) How do I access the +5V I2C current monitor I...
Alexander Block

06/10/2014

07:55 PM MitySOM-5CSX Altera Cyclone V Software Development: RE: Reading memory into a file
Actually don't worry about it.
We managed to solve it.
Thanks,
Jack
Anonymous

06/09/2014

01:46 PM MitySOM-5CSX Altera Cyclone V Software Development: RE: Reading memory into a file
Hi Greg,
Any update on this?
Did you guys manage to resolve the issue?
Thanks,
Jack
Anonymous
 

Also available in: Atom

Go to top
Add picture from clipboard (Maximum size: 1 GB)